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Abstract— This work is related to the output impedance 
improvement of a Multiphase Buck converter with Peak 
Current Mode Control (PCMC) by means of introducing an 
additional power path that virtually increases the output 
capacitance during transients.  Various solutions that can be 
employed to improve the dynamic behavior of the converter 
system exist, but nearly all solutions are developed for a Single 
Phase Buck converter with Voltage Mode Control (VMC), while 
in the VRM applications, due to the high currents, the system is 
usually implemented as a Multiphase Buck Converter with 
Current Mode Control. The additional energy path, as 
presented here, is introduced with the Output Impedance 
Correction Circuit (OICC) based on the Controlled Current 
Source (CCS). The OICC is used to inject or extract a current n-
1 times larger than the output capacitor current, thus virtually 
increasing n times the value of the output capacitance during the 
transients. Furthermore, this work extends the OICC concept to 
a Multiphase Buck Converter system while comparing proposed 
solution with the system that has n times bigger output 
capacitor. In addition, the OICC is implemented as a 
Synchronous Buck Converter with PCMC, thus reducing its 
influence on the system efficiency. 
I. INTRODUCTION 
In Voltage Regulation Module (VRM) applications it is 
well known that the main driver in designing the output filter 
stage is the output impedance of the system due to the strict 
specifications imposed by the load. Therefore, the ongoing 
research trend is directed to improve the dynamic response of 
the VRM while reducing the size of the output capacitor by 
means of improving the controller [1]-[5] or by introducing an 
additional energy path to compensate the charge perturbation 
in the output capacitor [6]-[16]. 
Increasing the bandwidth of the classical regulator may 
lead to system instability due to the regulator component 
tolerances, temperature variations both of the converter and 
regulator, aging effects, as well the parasitics. In order to 
achieve higher robustness of the control, integration of low 
bandwidth linear loop and fast nonlinear loop may be applied. 
The well-known nonlinear V2 control is presented in [1]-[2], 
but it relies on sensing the output voltage ripple, which is very 
small compared to the DC value of the output voltage. Control 
techniques presented in [3]-[5] reduce the transient time 
utilizing the capacitor current which contains the information 
of the load behavior, thus reducing the response time of the 
control. The output capacitor current measurement is based on 
the noninvasive current sensor presented in [17]. These 
solutions can be applied on the fast Buck converter with high 
switching frequency.  However, by increasing the switching 
frequency, the switching loses are increased as well. On the 
other hand, the second possibility is to introduce another 
energy path to compensate the charge unbalance of the output 
capacitor [6]-[16], thus reducing the transient time and the 
output voltage overshoot/undershoot. Most of the currently 
proposed solutions rely on the charge-balance control 
techniques [6]-[12] presenting inherent limitations, resulting 
that the system is operating in open loop during the transients, 
thus their performance will be degraded under other types of 
load perturbations than a step function. Solutions [13]-[16] are 
utilizing an additional energy path by injecting necessary 
current that compensates the capacitor current and prevents 
further output voltage deviation. The biggest limitation of all 
presented solutions is that they are developed for a Single 
Phase Buck converter with Voltage Mode Control (VMC), 
while in the VRM applications, due to the high output 
currents, the system is usually implemented as a Multiphase 
Buck Converter with Peak Current Mode Control (PCMC).  
The Output Impedance Correction Circuit (OICC) concept 
has been presented in [18] and in [19] in more details. The 
solution utilizes an additional energy path, provided by the 
Output Impedance Correction Circuit (OICC), so that the 
auxiliary current, injected/extracted trough this path is 
controlled to have n-1 times higher value than the output 
capacitor current with appropriate directions. In order to 
measure the output capacitor current, noninvasive current 
sensor from [17] is used.  In [20],  authors have expanded the  
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Figure 1.  Multiphase Buck Converter with the OICC - Buck converter 
(black), the current measurement, driving signal generation and the regulator 
(blue), non-invasive current sensor (purple), the OICC (green) and system 
control (red). 
OICC concept to a Multiphase Buck Converter system while 
comparing the proposed solution with the system that has n 
times bigger output capacitor. Furthermore, the OICC is 
implemented as a Synchronous Buck Converter with PCMC, 
thus improving the efficiency of the system compared to the 
solution with Linear Regulator (LR) implementation, 
presented in [18] and [19]. 
II. THE OUTPUT IMPEDANCE CORRECTION CIRCUIT – 
IDEAL OPERATION 
A Multiphase Buck Converter with Peak Current Mode 
Control (PCMC) and with the OICC is shown in Fig. 1.  As 
explained in [18], the system utilizes the OICC in a manner 
that the OICC injects/extracts a current in the output node that 
is n-1 times bigger than the output capacitor current with 
corresponding directions. This behavior of the OICC virtually 
increases the output capacitance n times during the transients, 
thus reducing the output impedance by the same factor. The 
system is composed of the Multiphase Buck converter (black) 
with a slow regulator (blue) that can be dynamically modified, 
the OICC (green - power stage, purple - current measurement) 
behaving like a controlled current source and the system 
control (red). The control block allows the OICC to 
inject/extract the current only in the certain states of the 
transient routine.  At the same time, in order to maintain the 
stability of the system, the control modifies the main converter 
regulator.  
During the steady-state, the OICC is inactive; all energy is 
transferred trough the Multiphase Buck converter and it is 
behaving like a voltage source while the system control is 
observing the output capacitor current in order to initialize the 
transient routine when a load step occurs. In this manner, by 
observing the output capacitor current, the system reacts 
nearly instantaneously to a load perturbation, since the output  
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Figure 2.  Ideal system waveforms: load step transitions with (solid) and 
without (dotted) the OICC. 
sign(vOUT(n)-VREF) ≠ sign(vOUT(n-1)-VREF)
IDLE
ZOUT 
Correction
|iC|>ICtreshold
 
Figure 3.  The State machine of the system control. 
capacitor current is the fastest variable in the system that sees 
this perturbation. In Fig. 2 the ideal transition routine behavior 
is presented. The waveforms of the system variables with 
OICC are presented as a solid line and without the OICC are 
presented as a dotted line. In the steady state operation, the 
OICC is turned off and the small load variations are regulated 
by the low bandwidth regulator. When the load step occurs, 
the OICC is activated and the output impedance correction 
starts. The system controller, implemented as a state machine 
in Fig. 3 is triggered by the output capacitor current in the time 
instant t0 and the system goes to the ZOUT Correction state (ZC 
in Fig. 2). In this state, the OICC is providing n-1 times more 
current than the output capacitor, thus reducing the amount of 
the charge extracted/injected from/to the output capacitor. As 
a result, the voltage perturbation is smaller. In order to end the 
ZOUT Correction state, the system controller is observing the 
output voltage error signal. When the error signal sign is 
changed in t1, the output voltage is equal or close to the 
reference voltage and that event triggers the system controller 
which returns the system back to the Idle state. 
During the Idle state, the output capacitance is C, but 
during the ZOUT Correction state, the equivalent capacitance in 
ideal case is n∙C. This affects the PCMC Multiphase Buck 
converter averaged model and, therefore, the stability 
requirements related to the regulator modification addressed in 
[18] need to be satisfied. 
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Figure 4.  Implementation of the OICC – Synchronous Buck converter with 
PCMC, auxiliary reference generator and current ripple compensation 
(green), non-invasive current sensor (purple) and the main power stage 
(black). 
III. SYNCHRONOUS PCMC BUCK OICC IMPLEMENTATION 
The OICC implementation is presented in Fig.4. The 
OICC subsystem is composed of non-invasive current sensor 
(purple)   designed   by   applying   the   impedance   matching 
procedure presented in [17], the auxiliary current reference 
generator, the current ripple compensation block and High-
switching frequency Synchronous Buck converter with PCMC 
that operates as a controlled current source (CCS), shown in 
Fig. 1. When the OICC is active, the CCS is injecting an 
auxiliary current iAX at the output node composed of the mean 
value given by the auxiliary current reference generator vAXref 
and the high frequency component generated by the Buck 
converter. Since the Buck converter is PCMC controlled, an 
offset between the current reference vIref and the mean value of 
the auxiliary current iAX exists due to the current ripple, the 
compensation ramp and due to the turn on/off delays of the 
PCMC modulator. Therefore, the current ripple offset 
compensation block is employed to compensate the difference 
by adding vCOMP to the auxiliary current reference voltage 
vAXref, thus ensuring that the mean value of the auxiliary 
current iAX equals to the auxiliary current reference voltage 
vAXref.  
The details regarding implementation of the current ripple 
offset compensation block and the stability constrains are 
presented in [20]. 
IV. SIMULATIONS AND EXPERIMENTAL RESULTS 
In order to demonstrate and compare simulated and the 
real dynamic behavior, two prototypes (A and B) are designed 
and built and the specifications are presented in Table I. The 
first prototype, Prototype A, has the output capacitor of 140 
μF and it utilizes the OICC in order to improve the dynamic 
behavior. The OICC has been implemented as Synchronous 
Buck converter with PCMC which has multiplication factor of 
15 and the OICC corner frequency fOICCc at 50 kHz. On the 
other hand, Prototype B has been designed to have the same 
power  stage  as  the  Prototype  A  with  the  difference  that,  
TABLE I.  THE CONVERTER SPECIFICATION 
 Prototype A Prototype B 
M
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. 
(2
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 P
C
M
C
) 
VIN 5 V 5 V 
VOUT 1.5 V 1.5 V 
fSW per Phase 150 kHz 150 kHz 
L per Phase 2 μH 2 μH 
COUT 3 x 47 μF (ESL = ~4 
nH, ESR = ~7 mΩ); 
2x 560 μF (ESL = ~9 
nH, ESR = ~18 mΩ); 
8x 100 μF (ESL = ~2 
nH, ESR = ~5 mΩ); 
2x 47 μF (ESL = ~1 
nH, ESR = ~5 mΩ); 
MOSFETs SI4866BDY SI4866BDY 
Driver ISL6605 ISL6605 
A
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ry
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. 
fSW 5 MHz - 
L 100 nH - 
n 15 - 
fOICCc 50 kHz - 
MOSFETs FDMS7620S - 
Driver ISL6605 - 
instead of using the OICC, it has 15 times bigger output 
capacitor which is implemented with 2 OSCON capacitor of 
570 μF, 8 ceramic capacitors of 100 μF and 2 ceramic 
capacitors of 47 μF. 
 System simulations under the resistive load step of 8.2 A 
(SR+ = 11 A/μs and SR- = -270 A/μs) are performed for 
Prototype A system both with and without the OICC and on 
the Prototype B system. The corresponding waveforms for the 
load step-up are presented in Fig. 5, Fig. 6 and Fig. 7, 
respectively. It can be seen that Prototype A with the OICC 
has similar behavior as Prototype B, having the undershoot of 
~30 mV and the transient of ~100 μs, with the difference that 
the high frequency ripple at the output voltage exists due to  
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Figure 5.  Simulation results – the load step-up Prototype A with the OICC: 
COUT 140μF. 
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Figure 6.  Simulation results – the load step-up Prototype A without the 
OICC: COUT 140μF. 
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Figure 7.  Simulation results – the load step-up Prototype B: COUT 2mF. 
the switching of the auxiliary Buck. In addition, Prototype A 
with the OICC enters in an additional settling transient due to 
the regulator modification and has a small deviation of 20 mV. 
Furthermore, the Prototype A with the OICC has 12 times 
smaller deviation compared to the case when the OICC is 
inactive (375 mV).  
In order to verify the assumptions made in the simulations, 
the same experiment has been performed for both prototypes 
under the same conditions and the waveforms are presented in 
Fig. 8 and Fig. 9, for Prototype A with and without the OICC, 
respectively, and in Fig. 10 for Prototype B. It can be observed 
that the results are in a good agreement with the simulations 
for both prototypes (Fig.5, Fig. 6 and Fig. 7). 
Furthermore, Fig. 8 shows how auxiliary current is 
injected at the output node only during the transient and how 
the high frequency ripple is degrading the output voltage, 
which   can   be   improved   by   utilizing   better   PCB-layout 
technology to reduce the parasitic inductance of the vias that 
are connecting the output capacitor with the ground. Fig. 10 
presents all the currents in Prototype A system. It can be seen 
how the auxiliary current (pink) is compensating the 
difference between the load current (green) and the sum of the  
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Figure 8.  Experimental results – the load step-up Prototype A with the 
OICC: the load current iOUT (green 5A/div), the auxiliary current iAX (pink 
5A/div), the output voltage vOUT (blue 50mV/div), measured capacitor current 
vIc (yellow 2 V/div) and time 20μs/div. 
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Figure 9.  Experimental results – the load step-up Prototype A without the 
OICC: the load current iOUT (green 5A/div), the first phase current iLph1 (pink 
5A/div), the output voltage vOUT (blue 200mV/div), measured capacitor 
current vIc (yellow 2 V/div) and time 20μs/div. 
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Figure 10.  Experimental results – the load step-up Prototype A with the 
OICC: the load current iOUT (green 5A/div), the auxiliary current iAX (pink 
5A/div), the first phase current iLph1 (yellow 5A/div), the second phase 
current iLph2 (blue 5A/div), sum of the first and second phase current iLeq (red 
5A/div) and time 20μs/div. 
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Figure 11.  Experimental results – the load step-up Prototype B: the load 
current iOUT (green 5A/div), the output voltage vOUT (blue 50 mV/div), the 
first phase current iLph1 (yellow 5A/div), the second phase current iLph2 (pink 
5A/div), sum of the first and second phase current iLeq (red 5A/div) and time 
20μs/div. 
TABLE II.  THE OUTPUT VOLTAGE DEVIATION  
 
Load step-up Load step-down 
simulation experiment simulation experiment 
Prototype A -375 mV -380 mV 500 mV 520 mV 
Prototype A 
+ OICC 
-30 mV -30 mV 45 mV 45 mV 
Prototype B -35 mV -35 mV 40 mV 45 mV 
 
phase currents (phase currents: yellow and blue; sum: red).  
Fig. 11 show all the system variables of Prototype B. 
Comparing the waveforms with corresponding ones of Fig. 8 
and Fig. 10, it can be seen that both the output voltage vOUT 
(see blue in Fig. 8 and blue in Fig. 1) and the sum of the phase 
currents iLeq (see red in Fig. 10 and red in Fig. 11) have the 
same dynamic behavior in both systems.  
The summary of the results for all three cases are 
presented in Table II and it can be seen that the experimental 
results are in a good agreement with the simulations.  
Furthermore, by applying the OICC concept, the PCB area 
for the output capacitor has been reduced. The estimated area 
for the output capacitor for Prototype B, obtained by summing 
footprints areas of the capacitors, is 200.6 mm
2
, while in the 
case of Prototype A, the estimated area is 92.8 mm
2
, 
considering the footprints of output capacitors, the inductor, 
MOSFETs and the driver. As it is presented, the used area for 
the output capacitor and the OICC in discrete implementation 
is only 46% of the used area for Prototype B solution.  
Both static and dynamic efficiency measurements have 
been done on both prototypes and they are presented in Fig. 12 
and Fig. 13, respectively. As it is shown on Fig. 12 the 
Prototype A without the OICC (blue, circles) and the 
Prototype B (red, squares) have similar static efficiency with 
the error under 1%, while the Prototype A with the OICC 
(black, diamonds) have reduced efficiency to the respect to the 
others due to the increased switching and driver losses. 
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Figure 12.  Static efficiency – Prototype A: without the OICC (blue, circles) 
and with the OICC (black, diamonds) and Prototype B (red, squares). 
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Figure 13.  Dynamic efficiency – Prototype A (blue, circles) and Prototype B 
(red, squares). 
On the other hand, Fig. 13 shows the dynamic losses 
depending on the frequency of the load steps with the same 
amplitude of 8.2 A. It can be seen that curves for both the 
Prototype A (blue, circles) and the Prototype B (red, squares) 
are starting from similar value around 79.5% which is caused 
by the similar static efficiencies and big period of the load 
steps compared to the length of the transient routine of the 
OICC. As the frequency increases the efficiency of the 
Prototype A decries since the transient routine is comparable 
to the period of the load steps. Above 5 kHz, the Prototype B 
efficiency starts to increase since the load step frequency is 
approaching the bandwidth of the system loop gain and the 
regulator does not manage to control the inductors currents, 
thus they are not able to reach both values of the load current. 
Finally, the efficiency converges to the value of the static 
efficiency at half of the load step, since the inductors currents 
are constant. On the other hand, the Prototype A efficiency 
continues to decrease since the OICC is constantly turned on 
and it is compensating the load steps while inductors currents 
are constant. The efficiency reaches its minimum at 80 kHz 
and it starts to improve due to the limited bandwidth of the 
OICC system. When load step frequency becomes higher than 
the bandwidth of the OICC, the OICC will stop to improve the 
output impedance and the efficiency will increase to the value 
of the static efficiency at half of the load step amplitude. 
V. CONCLUSIONS 
In this paper the Output Impedance Correction Circuit 
(OICC) concept is extended to Multiphase Current Controlled 
Buck converter with PCMC. Various solutions can be 
employed to improve the dynamic behavior of the converter 
system, but nearly all solutions are developed for a Single 
Phase Buck converter with Voltage Mode Control (VMC), 
while in the VRM applications, due to the high currents, the 
system is usually implemented as a Multiphase Buck 
Converter with Current Mode Control. Due to the type of the 
control, the existing VMC solutions cannot be applied for 
systems with multiphase converters since current sharing 
cannot be ensured. As it is presented in this work, due to the 
control of all state variables, the OICC concept is extended to 
Multiphase solutions without significant modifications of the 
initial system presented in [18]. 
Furthermore, the OICC sub-system is implemented as a 
Synchronous Buck converter with PCMC providing better 
efficiency as a comparison to the solution based on the Linear 
Regulator, presented in [18]. In order to obtain that the 
auxiliary current, injected at the output node has the same 
value given by the auxiliary current reference voltage, the 
current ripple compensation block has been employed and 
implemented in a simple manner as presented in [20], thus 
obtaining good overlapping with real dependence of needed 
compensation voltage in certain range of the output voltage.  
The system has been compared with a system which has n 
times bigger output capacitor. Two 2-phase Buck converter 
systems with PCMC have been designed, one with the OICC 
system which has multiplication factor 15 and another with 15 
times bigger capacitor. Both systems exhibit the same 
dynamic behavior under the resistive load steps of 8.2 A at 
both simulation and experimental level, thus implying that the 
reduction of the output capacitor by factor 15 can be applied 
(from 2 mF to 140 μF). The prototypes have been built and 
tested under the same resistive load step and simulated results 
are in a good agreement with the experimental results: the 
output voltage deviation is -30 mV (-30 mV simulated) for 
positive load step for the system with OICC, while it is -380 
mV (-375 mV simulated) for the system without the OICC. 
Similar results are obtained for the load step-down: 45 mV (45 
mV simulated) and 520 mV (500 mV simulated) for the 
system with and without the OICC, respectively. In addition, 
the results of the second prototype with n times bigger 
capacitor present the same dynamic behavior as the first 
prototype which is employing the OICC: the output voltage 
deviation is -35 mV (-35 mV simulated and -30 for the OICC 
system) for positive load step, while it is 45 mV (40 mV 
simulated and 45 for the OICC system) for the load step-
down. Furthermore, the reduction of the output capacitor area 
is obtained. The Prototype A solution uses 92.8 mm
2
 
(considering the footprints of output capacitors, the inductor, 
MOSFETs and the driver) for the output capacitor, while 
Prototype B uses 200.6 mm
2 
(considering the footprints of 
output capacitors), thus the reduction to 46% of Prototype B 
solution has been obtained with the discrete implementation. 
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